Data-Rate-Aware High-Speed CNN Inference on FPGAs
This paper presents a data-rate-aware CNN accelerator architecture for FPGAs that utilizes multi-pixel processing and design-space exploration to optimize hardware utilization and resource efficiency across varying data rates, thereby enabling the efficient implementation of complex CNNs on a single device.