Design and Implementation of SHA-256 Accelerator on FPGA for Edge Devices
This paper presents a resource-optimized and low-power SHA-256 hardware accelerator designed for edge devices, which utilizes 2X loop unrolling and clock gating to achieve a throughput of 1.47 Mhps and an energy efficiency of 13.37 Mhps/W on an FPGA platform.