Behavioral-Level Simulation of Digital Readout for COFFEE at LHCb Upstream Pixel Tracker
This paper presents behavioral-level simulations of the digital readout for the COFFEE HVCMOS pixel sensor, demonstrating that its column-drain mechanism achieves nearly 100% efficiency at LHCb Upgrade II hit rates and providing design guidance for the COFFEE3 and CHiR chips.