Review of prototypes developed in a 65 nm CMOS imaging technology in view of vertexing applications at a future lepton collider
This paper reviews the design, simulation, and performance of monolithic active pixel sensor prototypes developed in 65 nm CMOS technology for future lepton collider vertexing applications, concluding that the approach is feasible while highlighting remaining challenges and guiding future design choices.